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Metal-Oxide-Semiconductor (MOS) capacitors with Bi2Te3 thin film sandwiched and embedded
inside the oxide layer have been fabricated and studied. The capacitors exhibit ferroelectric-like
hysteresis which is a result of the robust, reversible polarization of the Bi2Te3 thin film while the
gate voltage sweeps. The temperature-dependent capacitance measurement indicates that the acti-
vation energy is about 0.33 eV for separating the electron and hole pairs in the bulk of Bi2Te3, and
driving them to either the top or bottom surface of the thin film. Because of the fast polarization
speed, potentially excellent endurance, and the complementary metal–oxide–semiconductor com-
patibility, the Bi2Te3 embedded MOS structures are very interesting for memory application.
VC 2014 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4904003]
Topological insulators (TIs) are materials that have an
insulator (or semiconductor) bulk and gapless surfaces which
are protected by time reversal symmetry.1 These materials
have a Dirac cone at the surface that can be detected by
angle resolved photo emission spectroscope (ARPES).2,3
The electrons at the TI surface can be considered as massless
Dirac fermions.4,5 Therefore, carriers in these surface states
have fast response and high mobility.6 The robustness of the
TI surface states is protected by time reversal symmetry and
is resistant to external perturbations such as defects and elec-
tric field.7
Several groups have recently reported the surfaces state
analysis and the magneto-electric effects of the TI materi-
als.8–11 They found that different quantum states can coexist
in the surface and can be changed by external magnetic field
which breaks the time reversal symmetry. However, these
studies were mostly based on theoretical approach, delicate
surface characterization method (e.g., ARPES), or scanning
tunneling microscopy (STM). There is limited progress in
the study of device applications. It would be very important
and interesting to study how the TI materials behave in a de-
vice structure. We have previously reported a study of high-
performance TI nanowire field effect transistor (FET) in
which the TI materials acted as a conducting medium.12
FETs based on topological crystalline insulator SnTe thin
film have also been recently demonstrated.13 Besides the
emerging interests in TI, typical TI materials such as Bi2Te3
have also attracted a lot of attention as thermoelectric mate-
rial.14 However, the study of floating-gate structure in which
TI materials are surrounded by dielectric has not yet been
reported. It would be very interesting to see how the TI
materials behave with a vertical electric field across them, as
well as how they act as an information storage medium.
Information storage is of great interest in microelec-
tronics. It is well recognized that the future information tech-
nology relies on novel electrically accessible non-volatile
memory (NVM) with high speed and high density.15 There
are several NVM candidates, including ferroelectric NVM,
charge-storage memory (e.g., flash memory), molecular mem-
ory, and resistance random-access memory (RRAM).16–19
Among them, ferroelectric NVM is very attractive for its low
power consumption, fast write/erase and good endurance.11
However, the conventional perovskite ferroelectric materials
are disadvantageous for low storage density and high integra-
tion cost.20,21
In this work, we fabricated Metal-Oxide-Semiconductor
(MOS) capacitors with a Bi2Te3 thin film sandwiched by two
oxide layers. The Bi2Te3 film acts as a “floating gate” similar
to the poly-Si floating gate in a FLASH memory. We have
studied the polarization of the Bi2Te3 thin film for memory
application. Such a hybrid MOS structure is very interesting
for information storage and can also provide a good platform
to study the properties of TI materials.
The schematic of the MOS capacitor structure is shown
in Fig. 1(a). The Bi2Te3 film was inserted in between the SiO2
and Al2O3, forming a metal/Al2O3/Bi2Te3/SiO2/Si (MABOS)
capacitor structure. The fabrication of these MABOS capaci-
tors followed a conventional photolithographic procedure.
The substrate is low doped (doping concentration about
1015 cm3) n-type Si wafers with 300 nm thermally grown
SiO2. First, an active area (100 lm 100 lm, 50 lm 50 lm,
25 lm 25 lm, or 10 lm 10 lm) was defined by etching
through the 300 nm SiO2 on n-Si wafers. The wafers were
then oxidized at 900 C for 22 min to achieve 11 nm dry SiO2.
The dry oxide was thinned down to 6 nm by 2% HF etch for
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60 s. Then, atomic layer deposition (ALD) was used to deposit
30 nm Bi2Te3 and 30 nm Al2O3 on the samples followed by
the formation of top Al gate. The extra Bi2Te3, Al2O3, and Al
top gate beyond the active region were removed by ion mill
before electrical measurement. Finally, the samples were
annealed at 300 C in Ar by rapid thermal annealing (RTA).
The detail ALD conditions for Bi2Te3 and Al2O3 are as
following. The Bi2Te3 thin films were synthesized using bis-
muth trichloride (BiCl3) and (trimethylsilyl) telluride
((Me3Si)2Te) as ALD precursors. The growth temperature
was 170 C. The BiCl3 precursor was volatilized at a temper-
ature of 140 C, and the Te precursor was heated at 45 C.
Furthermore, 10 sccm of N2 was used as a carrier gas flow for
the precursors. The ALD reaction chamber base pressure was
kept at 40 mTorr (5.33 Pa). The deposition of Al2O3 thin film
followed a conventional ALD procedure which uses trime-
thylaluminum (TMA, Al(CH3)3) and O2 plasma as precur-
sors. The growth temperature was 300 C. N2 was used as a
carrier gas and the ALD reaction chamber base pressure was
kept at 20 mTorr (2.67 Pa).
The resulting devices were first characterized with the
transmission electron microscopy (TEM). The TEM image of
the MOS capacitor cross-section (shown in Fig. 1(b)) indi-
cates that the Bi2Te3 is poly-crystalline. Atomic force micro-
scopic (AFM) image of the Bi2Te3 film grown by ALD on
SiO2 is shown in Fig. 1(c). It clearly shows that the Bi2Te3 is
poly-crystalline, and the film is uniform with a smooth sur-
face. The whole process we used is compatible with comple-
mentary MOS (CMOS) technology, which provides a smooth
transition to the application in microelectronics.
Then, capacitance-voltage (C-V) characterization was car-
ried out by using an impedance analyzer (Agilent
VR
E4980A
Precision LCR Meter) and a vacuum probe station (Lake
Shore
VR
FWPX Cryogenic Probe Station). During the measure-
ment, the samples were kept in 4 107 Torr (5.33 105Pa)
vacuum. Fig. 2 shows the C-V characteristics of MABOS
capacitors with an area of 100 lm 100 lm. The C-V mea-
surement was carried out at 1 MHz. These capacitors exhibit a
hysteresis in C-V characteristics at room temperature. The hys-
teresis has a same direction of ferroelectric base capacitors.22,23
As shown in Fig. 2(a), the flat-band voltage (VFB) of the C-V
curve shifted to positive direction as the gate voltage was
scanned from negative to positive. The hysteresis is larger
when a larger range of gate voltage was scanned. But the hys-
teresis did not disappear even during a lowest voltage scan.
The same hysteresis also shows in the MABOS capacitors
with smaller area.
The hysteresis of MABOS capacitors is different from
the hysteresis of a floating-gate memory cell. First, this hys-
teresis shift direction is opposite to that of a floating-gate
memory device based on charge-trapping mechanism.24,25
As shown in inset of Fig. 2(a), in a floating-gate memory
cell, positive charges (holes) will tunnel from Si into the
floating gate after gate voltage sweeps from negative to posi-
tive, resulting in VFB shift to negative. Second, the hysteresis
of MABOS capacitors exists in all sweep ranges, even in a
small voltage sweep range from 3 V to 3 V. This is differ-
ent from the charge-trapping devices in which the hysteresis
is present only when gate voltage exceeds tunneling thresh-
old voltage.23,26
In these MABOS capacitor devices, 6 nm SiO2 is thick
enough to prevent the electron/hole tunneling between the
Bi2Te3 and Si at such a low electric field. Even in the worst
case that a small amount of charges tunnel through the 6 nm
SiO2, the hysteresis shift should be in the opposite direction
as mentioned above. Also, the Al2O3 layer is about 30 nm,
thick enough to block the charge transfer between Bi2Te3
and the top gate metal. Therefore, the hysteresis shift must
be resulted by the polarization of Bi2Te3 film. In detail, the
polarization is a result of charge accumulation on the two
surfaces of Bi2Te3: the electrons and holes within the Bi2Te3
film are separated and driven by the electric field, and then
are accumulated on either surface of the Bi2Te3 film, build-
ing an internal electrical field in the opposite direction to the
external electrical field. This is quite similar to the polariza-
tion of metals and semiconductors in an electrical field.
The movement of carriers is much faster than the dis-
placement of atoms/ions in the ferroelectric materials. The
polarization shown in the C-V hysteresis is a result of accu-
mulation of charge carriers on the surfaces. Unlike ferroelec-
trics where the polarization is due to the displacement of
ions in the crystal, the polarization of Bi2Te3 film is induced
by the accumulation of carriers (electrons and holes).
Therefore, the polarization of the Bi2Te3 film in the MABOS
structure should be much faster than that of normal ferroelec-
tric films. Also, compared to the ion displacement in
FIG. 1. (a) Schematic of the capacitor
with Al/Al2O3/Bi2Te3/SiO2/Si structure.
(b) High-resolution transmission elec-
tron microscopy (HRTEM) image of
the capacitor cross-section. The scale
bar is 5 nm in the image. The rectangu-
lar HRTEM image (10 nm 5 nm) on
the right is an amplification of the
Bi2Te3 film within the red rectangle on
the left image, showing the polycrystal-
line structure in the film. (c) AFM
image of Bi2Te3 film grown on SiO2
with OH-hydroxyl groups by ALD.
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conventional ferroelectric materials, the electron movement
should have less damage on the materials, leading to better
device endurance.
To extract the polarization of Bi2Te3, we estimated the
capacitance of dielectric layers based on the conventional
model of MOS capacitor at high frequency. We can consider
the polarized Bi2Te3 as a parallel-plate capacitor with oppo-
site polarized carriers (electrons or holes) on each surface.
So, the capacitance of insulating layers (CINS) can be
obtained from the capacitance in accumulation region
(100 lm 100 lm capacitors), that is
CINS ¼ 4:6pF: (1)
Because the capacitance was measured with a small sig-
nal method at a high frequency, the transient polarized
charges do not contribute to the total capacitance. However,
this charge separation (or polarization) shifts VFB of the
MABOS capacitor to negative or positive directions so that
the hysteresis in the C-V measurement appears. The value of
the applied gate voltages at the same capacitance in forward
and reverse sweep directions can be obtained. As discussed
above, the difference between these two gate voltage values
(DVG) is due to the difference in polarization (DP) of Bi2Te3





¼ DP  A
CBi2Te3
: (2)
Here, DQP stands for the difference in polarized charges
between two sweep directions, A for area of the capacitor,
and the capacitance of Bi2Te3 (CBi2Te3 ¼ 6.07 pF) is calcu-
lated from the total insulator capacitance which is assumed
to be the total capacitance of SiO2, Bi2Te3, and Al2O3 in
serial.
Fig. 2(b) shows the DP at different electric field. To cal-
culate the electric field, a standard MOS capacitor with the
same insulating layer capacitance (the capacitances of
Al2O3, Bi2Te3, and SiO2 in series, 4.6 pF) and doping con-
centration (1 1015 cm3) as the measured capacitors was
designed for simulation. The applied voltage of the standard
MOS capacitor is recorded at the same value of capacitance
measured in the experiment. This recorded voltage is over
flat band voltage, i.e., gate voltage (VG)  flat band voltage
(VFB). The net voltage drop across Bi2Te3, VBT, which is par-
tial of ðVG  VFBÞ, can be extracted from the serial capacitor
model. The electric field is VBT divided by the thickness of
Bi2Te3. We extract the DP in the transition region between
depletion and accumulation where the capacitance exhibits
largest change with applied voltage. In the depletion or accu-
mulation region where the measured capacitance only
changes slightly with the applied voltage, the extraction of
the DP would be inaccurate. The result indicated that the DP
is largest around the flat-band voltage when the voltage drop
across Bi2Te3 is small.
The memory window DVFB is equal to the DVG when
the capacitance is equal to the flat band capacitance (CFB).














¼ 8 1012F; (3b)
where the flat-band condition capacitance of Si (CSFB) is the
capacitance of Si (CS) at flat-band condition, kn is the deple-
tion width in Si at flat-band condition, A is the area of the ca-
pacitor, ND is the doping concentration (¼1015 cm3), eS and
e0 are Si relative permittivity and vacuum permittivity,
respectively.
FIG. 2. (a) Capacitance-Voltage (C-V)
characteristics of the Bi2Te3 capacitor
structure at 1 MHz with different volt-
age sweep ranges. The area of the ca-
pacitor is 100 lm 100 lm. (b) The
changes in polarization versus the elec-
tric field at room temperature. (c)
Illustration of the charge separation
and polarization of Bi2Te3 when an
external field is applied.
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We have performed temperature-dependent C-V charac-
terization to study the polarization formation. The sample was
measured at temperatures from 80 K to 290 K. As shown in
Fig. 3, the hysteresis decreases as the temperature decreases.
Below 250 K, the hysteresis is very small, almost negligible
(Fig. 3(d)). At each temperature, the C-V curves measured at
different frequencies are approximately the same. Also, the
hysteresis of the C-V curves at different frequencies is the
same. This indicates that there is negligible frequency-
dependence in the C-V measurement when frequency 1
MHz. In addition, the devices have been repeatedly tested for
many times over a long period of duration (>6 months). The
measured results are very reproducible in all these tests. The
devices exhibit better programming/erasing characteristics
than conventional poly-Si Flash memory (1 106 cycles).
This is because the polarization of surface state in Bi2Te3
causes much less damage than hot-electron injection in con-
ventional Flash memory cells.
Fig. 4(a) showed that DP changes with electric field at
different temperatures. The largest value of DP always shows
at around flat-band voltage. The DP decreases as the
temperature decreases and finally disappears below 250 K.
Fig. 4(b) shows the memory window (DVFB) changes versus
the temperature. The quantitative analysis of polarization of
Bi2Te3 indicates thermal activation of the surface carriers is












where DP0 is a fitting parameter, and qUB is the activation
energy. Fig. 4(b) clearly shows that the DVFB exponentially
decreases with 1=kBT. We can extract the value of qUB as
0.33 eV from linear fitting of lnðDVFBÞ versus 1=kBT. This
relationship between DVFB and temperature indicates the
carriers were thermally activated from surface state to bulk;
and they were separated and accumulated on each surface
when an external electric field was applied.
In addition, we have also fabricated and measured MOS
capacitors with different thickness of Bi2Te3. We found that
FIG. 3. C-V characteristics the Bi2Te3
capacitor structure at different frequen-
cies (1 kHz to 1 MHz) at different tem-
peratures: (a) 290 K, (b) 280 K, (c)
270 K, and (d) 250 K. The hysteresis
shift decreases as the temperature
decreases.
FIG. 4. (a) Polarization difference at vs.
applied voltage different temperatures.
(b) Memory window vs. temperature.
The memory window is shrunk as the
temperature decreases, indicating that
the remnant polarization becomes
smaller at lower temperature. The mem-
ory window is fitted as an exponential
function of 1/kBT (kBT is the thermal
activation energy), agreeing well with
both the linear- and log-scale experi-
mental data. The activation energy is
0.33 eV according to the fitting.
233505-4 Yuan et al. Appl. Phys. Lett. 105, 233505 (2014)
MOS capacitors with Bi2Te3 thinner than 15 nm did not ex-
hibit significant hysteresis. It seems that the thin Bi2Te3 in
the capacitor behaves as a conductor. On the other hand,
thick Bi2Te3 will significantly decrease the electric field
across it, resulting in small polarization and memory
window.
In summary, we have fabricated and characterized float-
ing-gate-like MOS capacitors with a topological insulator
(Bi2Te3) thin film sandwiched between insulating dielectric
layers. The capacitors exhibited ferroelectric-like hysteresis.
We have fully characterized and analyzed the hysteresis, and
confirmed that it was a result of the polarization of Bi2Te3
under vertical electric field. Also, the polarization was identi-
fied as a result of carrier separation under vertical electric
field, which is different with ferroelectrics. The thermal acti-
vation energy for the carriers (electron and hole) to separate
and accumulate at the top and bottom surface of Bi2Te3 was
extracted to be 0.33 eV which happens to be two times of the
energy band gap of Bi2Te3. Due to the fast polarization speed
and excellent endurance insured by the protected surface
states, as well as the CMOS compatibility, the Bi2Te3 em-
bedded MOS structures are very interesting for memory
application. Besides, this work demonstrated that the
floating-gate capacitor structure is an effective platform to
study the properties of topological insulator thin films.
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